Hide  Related Documents
Hide Design Resources
Hide Tools and Software
| ||||||||||||||||||||||||||||||
|
The CS61584A is a dual line interface for T1/E1 applications, designed for high-volume cards where low power and high density are required. The device is optimized for flexible microprocessor control through a serial or parallel host mode interface. Hardware mode operation is also available. Matched-impedance drivers reduce power consumption and provide substantial transmitter return loss. The transmitter pulse shapes are customizable to allow non-standard line loads. Crystal-less jitter attenuation complies with most stringent standards. Support of JTAG boundary scan enhances system testability and reliability. |
|
| Power Supply (V) | Control Modes | Line Coders | Number of Channels | TBR-12 Compliant | Impedance Matching Line Driver | Arbitrary Waveform Option | Package |
|---|---|---|---|---|---|---|---|
| 3.3 or 5 | Host & H/W | AMI, B8ZS & HDB3 | 2 |  |
|
|
68 PLCC 64 TQFP |
The CS61584A is a dual line interface for T1/E1 applications, designed for high-volume cards where low power and high density are required. The device is optimized for flexible microprocessor control through a serial or parallel host mode interface. Hardware mode operation is also available.
Matched-impedance drivers reduce power consumption and provide substantial transmitter return loss. The transmitter pulse shapes are customizable to allow non-standard line loads. Crystal-less jitter attenuation complies with most stringent standards. Support of JTAG boundary scan enhances system testability and reliability.
|
|
| |
|
|
|
|
|
|
|
Cirrus Logic Enables Higher Telecommunications Line Densities with Smallest Full Featured T1/E1 Line Interface Unit New Crystal Mixed-Signal Chip Is Industry's Only 3.3V Multi-Port T1/E1 LIU to Meet Stringent CTR-12 Jitter Attenuation Spec | ||
| | ||
